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Abstract 
A ferroelectric semiconductor field-effect transistor (FeS-FET) was proposed and 
experimentally demonstrated for the first time. In this novel FeS-FET, a two-dimensional (2D) 
ferroelectric semiconductor α-In2Se3 is used to replace conventional semiconductor as channel. 
α-In2Se3 is identified due to its proper bandgap, room temperature ferroelectricity, the ability to 
maintain ferroelectricity down to a few atomic layers and the feasibility for large-area growth. 
An atomic-layer deposition (ALD) Al2O3 passivation method was developed to protect and 
enhance the performance of the α-In2Se3 FeS-FETs. The fabricated FeS-FETs exhibit high 
performance with a large memory window, a high on/off ratio over 108, a maximum on-current 
of 671 μA/μm, high electron mobility of 488 cm2/V∙s, and the potential to exceed the existing 
Fe-FETs for non-volatile memory applications. 
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A ferroelectric (FE) material exhibits spontaneous polarization without an external 
electric field and such polarization is reorientable by the ion displacement in the crystal. This 
structural phase transition in a ferroelectric material can be triggered by an external electrical 
field so that the ferroelectric material can have the two electric controllable non-volatile states1. 
Thus, ferroelectric random access memory (FeRAM) has long been studied for non-volatile 
memory technology2–10. There are two types of FeRAM currently. One is capacitor type, which 
is to use a ferroelectric capacitor to build a 1T1C cell, like a dynamic random access memory 
(DRAM). However, the reading process in the capacitor type FeRAMs is destructive and 
requires rewrite after each reading operation. This structure has been commercialized but with a 
limited market share. Another type of FeRAM is FET type, which is to use ferroelectric field-
effect transistors (Fe-FETs). In a Fe-FET, a ferroelectric insulator is employed as the gate 
insulator in a metal-oxide-semiconductor field-effect transistor (MOSFET), as shown in Fig. 
1(a). The channel conductance is used to detect the polarization state in the ferroelectric gate 
insulator so that the data reading operation in Fe-FETs is non-destructive. Considering the fast 
switching speed in ferroelectric materials (ns or less4,6,8,11,12), non-destructive readout, non-
volatile memory state and simple structure for high density integration, the FET type FeRAM is 
a very promising memory technology. However, such FET type FeRAM structure haven’t been 
commercialized since it was proposed in 195713, because of its short retention time. The two 
major causes of the short retention time are the depolarization field and the gate leakage 
current2,14. The depolarization field is the result of the potential drop across the interfacial 
dielectric and the band bending of the semiconductor, which leads to charge trapping at the 
ferroelectric insulator/semiconductor interface. Therefore, charge trapping and gate leakage 
3 
 
current can cause charge accumulation at the ferroelectric insulator/semiconductor interface and 
then lead to the threshold voltage (VT) drift and the destruction of the memory state.  
Here, we propose a new type of ferroelectric transistor, the ferroelectric semiconductor 
field-effect transistor (FeS-FET), which is fundamentally different from the previous devices and 
has the potential to migrate the issues of Fe-FET for FeRAM applications. In the FeS-FET, a 
ferroelectric semiconductor is employed as the channel material while the gate insulator is the 
dielectric, as shown in the schematic diagram in Fig. 1(b). The two non-volatile polarization 
states in FeS-FETs exist in the ferroelectric semiconductor. Therefore, a high quality amorphous 
gate insulator can be used instead of the common polycrystalline ferroelectric insulator for Fe-
FETs. Meanwhile, the mobile charge in the semiconductor may screen the depolarization field 
across the semiconductor. Thus, the charge trapping and leakage current through ferroelectric 
insulator in conventional Fe-FETs can be potentially eliminated. As a result, it can provide the 
potential performance improvement over the conventional Fe-FETs for non-volatile memory 
applications.  
In this work, FeS-FETs using 2D layered ferroelectric semiconductor α-In2Se3 as the 
channel were experimentally demonstrated. α-In2Se3 is identified as the channel ferroelectric 
semiconductor15–20 because of its proper bandgap of ~1.39 eV, room temperature ferroelectricity 
with Curie temperature above 200 oC19, the ability to maintain ferroelectricity down to a few 
atomic layers16,18 and the feasibility for large-area growth21,22. The fabricated FeS-FETs exhibit 
high performance with a large memory window, a high on/off ratio over 108, maximum on-
current of 671 μA/μm, high electron mobility of 488.1 cm2/V∙s, and the potential to exceed the 
existing Fe-FETs for non-volatile memory applications. 
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Results and Discussion 
Fig. 1(c) shows the detailed transport mechanism of the FeS-FET. The different 
polarization direction determined by the gate voltage sweep changes the charge polarity near the 
metal/semiconductor and semiconductor/insulator interfaces. When gate voltage sweeps from a 
negative voltage below the coercive voltage, the ferroelectric polarization is down so that 
positive charges accumulate near the semiconductor/insulator interface and negative charges 
accumulate near the metal/semiconductor interface. The threshold voltage (VT) shifts to the 
negative direction in this condition comparing to the device without ferroelectric polarization 
because of the positive charge at the semiconductor/insulator interface. Similarly, VT shifts to the 
positive direction when gate voltage sweeps from a positive voltage above the coercive voltage 
because of negative charge accumulation at the semiconductor/insulator interface. As a result, VT 
is changed during different gate voltage sweep direction which leads to a positive hysteresis loop. 
Meanwhile, such interface charges can significantly modulate the effective Schottky barrier 
height/width and dramatically changes the contact resistance to turn the device on and off. To 
further characterize and benchmark the performance of the FeS-FETs, we define the remnant 
drain current as the ID at VGS=0 V and in forward gate voltage sweep and the coercive gate 
voltage as the gate voltage when the device is turned-on and -off. 
α-In2Se3 is a recently discovered 2D ferroelectric semiconductor, which is employed in 
this work to demonstrate the FeS-FET operation. α-In2Se3 bulk crystals were grown by melt 
method with a layered non-centrosymmetric rhombohedral R3m structure15, as shown in Fig. 
2(a). The α-In2Se3 FeS-FET (as shown in Fig. 2(b)) consists a heavily p-doped Si substrate as 
back-gate electrode, 90 nm SiO2 as the gate insulator, 2D α-In2Se3 as ferroelectric semiconductor 
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channel and 30 nm Ti/50 nm Au as source/drain electrodes. An optimized 10 nm 175oC-grown 
ALD Al2O3 capping layer is grown on top of the α-In2Se3 channel, which gives a significantly 
performance enhancement comparing with α-In2Se3 FeS-FETs without passivation. High-angle 
annular dark field STEM (HAADF-STEM) image of thin α-In2Se3 flake is shown in Fig. 2(c). 
Distinct arrangement of atoms could be clearly identified, with the fringe space of (100) planes 
measured to be 0.35 nm, confirming an ideal hexagonal lattice structure of α-In2Se3. The 
corresponding selected area electron diffraction (SAED) showing 6-fold symmetry with perfect 
hexagonal crystal structure, indicating the α-In2Se3 flake is highly single-crystallized. The 
corresponding spectrum of Energy Dispersive Spectroscopy (EDS) is shown in Fig. 2(d), which 
confirms the atomic percentage (at %) ratio between In and Se is ~ 2:3. Fig. 2(e) shows a 
photoluminescence (PL) spectrum of a bulk α-In2Se3 crystal, measured from 1.2 eV to 1.6 eV, 
indicating a direct bandgap of ~1.39 eV. Fig. 2(f) shows a Raman spectrum measured from a 
bulk α-In2Se3 crystal, showing consistent peak positions comparing to literature reports20. 
A strong piezoelectric response is observed with a single domain from a 78.7 nm thick α-
In2Se3 flake, which is shown in Fig. 3(a)-(c). To extract the piezoelectric coefficient, different 
AC voltages are applied on the sample from the conductive atomic force microscopy (AFM) tip 
which shows a linear relationship between the mechanical deformation (piezo-response force 
microscopy PFM amplitude) and the electric field. The piezoelectric coefficient (d33) of the α-
In2Se3 flake is 32 pm/V (Supplementary section 1). However, from the background noisy shown 
in Fig. 3(c), it is clear that the mechanical deformation in the PFM measurement is dominated by 
the intrinsic ferroelectric polarization. Fig. 3 shows the (d) PFM phase and (e) PFM amplitude 
versus voltage hysteresis loop of a 23.2 nm thick α-In2Se3 flake on a conductive Ni/SiO2/Si 
substrate, showing clear ferroelectric polarization reversal under external electric field. The PL 
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measurement of bandgap and PFM measurement of polarization reversal together confirm the α-
In2Se3 used in this work is a ferroelectric semiconductor. 
Fig. 4(a) illustrates a top-view false-color scanning electron microscope (SEM) image of 
a fabricated α-In2Se3 FeS-FET with ALD passivation, capturing the α-In2Se3 thin film and the 
Ti/Au electrodes. Fig. 4(b) shows the ID-VGS characteristics of a representative α-In2Se3 FeS-
FET, measured by double gate voltage sweep and at different VDS. The device has a channel 
length (Lch) of 1 μm, channel thickness (Tch) of 62.2 nm. The transfer curve shows clear 
clockwise hysteresis loop and a large memory window over 70 V. A high on/off ratio over 107 at 
VDS=0.5 V between on- and off-states is also achieved. It is also found the performance of the α-
In2Se3 FeS-FET can be further enhanced by ALD Al2O3 passivation, as shown in Fig. 4(a). Fig. 
4(c) shows the ID-VGS characteristics of a representative α-In2Se3 FeS-FET with ALD 
passivation. Low-temperature grown ALD Al2O3 not only offers passivation on α-In2Se3 surface, 
but also provides electron doping effect due to the positive fixed charges in the ALD Al2O3 film. 
The transfer curve is measured by double gate voltage sweep and at different VDS. The device 
has a channel length (Lch) of 1 μm, channel thickness (Tch) of 52.2 nm. The transfer curve shows 
clear clockwise hysteresis loop, as expected in Fig. 1(c). A high on/off ratio over 108 at VDS=1 V 
is also achieved, suggesting a high quality oxide/semiconductor interface. The large memory 
window and high on/off ratio suggest the α-In2Se3 FeS-FET is a competitive device concept for 
non-volatile memory applications. The minimum subthreshold slope (SS) at VDS=0.05 V 
achieved in this device is 650 mV/dec, indicating an estimated interface trap density (Dit) of 
2.6×1012 /cm2 without considering the semiconductor capacitance. Fig. 4(d) shows the ID-VDS 
characteristics of the same α-In2Se3 FeS-FET as in Fig. 4(c). A maximum drain current of 671 
μA/μm is achieved. Considering the long channel length (Lch=1 μm) used here, the α-In2Se3 FeS-
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FETs can have much higher on-current at shorter channel length and has the potential for high 
speed applications. Fig. 4(e) shows the gm-VGS characteristics at VDS=0.05 V of the same device 
as in Fig. 4(c). Maximum gm at VDS=0.05 V of 0.60 μS/μm and 0.94 μS/μm are obtained for 
forward and reverse gate voltage sweeps, respectively. The extrinsic field-effect mobility (μFE) is 
calculated using maximum gm in forward sweep to be 312 cm
2/V·s and in reverse sweep to be 
488 cm2/V·s without extracting the relative large contact resistance due to the Schottky contacts. 
The performance of the α-In2Se3 FeS-FETs are significantly improved by the 10 nm Al2O3 ALD 
passivation, comparing to the unpassivated devices shown in Fig. 4(b) (μFE=19.3 cm2/V·s in 
forward sweep and μFE=68.1 cm2/V·s in reverse sweep).  
Fig. 4(f) shows the channel thickness dependent remnant ID of the α-In2Se3 FeS-FETs 
with ID-VGS curve measured at VDS=1 V. Devices with and without ALD Al2O3 passivation are 
compared. The remnant ID versus channel thickness has a peak position at around 50-60 nm, and 
decreases exponentially while Tch increases or decreases beyond this thickness range. For thicker 
channel, the reason of the decrease is because the maximum voltage applied (40-50 V) is not 
sufficiently high to trigger the ferroelectric polarization switching. For thinner channel, this 
might be due to the ferroelectricity in α-In2Se3 is getting weaker in thinner channels, but it hasn’t 
been clearly understood yet at the current stage. Therefore, the thickness dependence also 
suggests the ferroelectric polarization is critical to the performance and operation of the α-In2Se3 
FeS-FETs. The maximum remnant ID at VDS= 1V in devices with ALD passivation (135 μA/μm) 
is found to be significantly higher (nearly one order of magnitude) than that of devices without 
ALD passivation (13.7 μA/μm). Another note is that the clockwise hysteresis properties in the 
FeS-FETs can be integrated together with Fe-FETs as a Fe2-FET, where both insulator and 
semiconductor are ferroelectric. In the Fe2-FET, a deep steep-slope subthreshold and hysteresis-
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free can be achieved at the same time (see supplementary section 2 for details) if all the device 
parameters are optimized. 
Conclusion 
In summary, a new type of transistor FeS-FET was proposed and experimentally 
demonstrated. In this novel FeS-FET, a 2D ferroelectric semiconductor α-In2Se3 is used as 
channel to replace conventional semiconductor. α-In2Se3 is used due to its proper bandgap, room 
temperature ferroelectricity, the ability to maintain ferroelectricity down to a few atomic layers 
and the feasibility for large-area growth. An ALD Al2O3 passivation method was developed to 
protect and enhance the performance of the α-In2Se3 FeS-FETs. The fabricated FeS-FETs exhibit 
high performance with a large memory window, a high on/off ratio over 108, maximum on-
current of 671 μA/μm, high electron mobility of 488 cm2/V∙s, and the potential to exceed the 
existing Fe-FETs for non-volatile memory applications. This work provides a new type of 
transistor concept which is never considered and demonstrated for memory device applications.   
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Methods 
Device Fabrication. α-In2Se3 were transferred onto a 90 nm SiO2/Si substrate using the Scotch 
tape exfoliation. 30 nm Ti and 50 nm Au were deposited by electron-beam evaporation and 
followed by a lift-off process as α-In2Se3 back-gate transistors. An optimized 10 nm Al2O3 was 
then deposited by ALD using Al(CH3)3 (TMA) and H2O as precursors at 175 °C. 
Material Characterization. Material characterizations on α-In2Se3 crystals were carried out to 
investigate α-In2Se3 as a single crystal, semiconducting and ferroelectric material, including 
STEM, photoluminescence, Raman spectroscopy and piezo-response force microscopy. 
HAADF-STEM were performed with FEI Talos F200x equipped with a probe corrector. This 
microscope was operated with an acceleration voltage of 200 kV. Raman and photoluminescence 
measurements were carried out on a HORIBA LabRAM HR800 Raman spectrometer. DART-
PFM was carried out on Asylum Cypher ES. Single-phase PFM characterization was carried out 
on Keysight 5500 under the contact mode and the conductive AFM tip has averaged spring 
constant ~5N/m. 
Device Characterization. The thickness of the α-In2Se3 was measured using a Veeco Dimension 
3100 AFM system. SEM and EDS analysis were done using a Hitachi S-4800 FE-SEM and an 
Oxford X-Max Silicon Drift Detector. DC electrical characterization was performed with a 
Keysight B1500 system in dark environment. Electrical data was collected with a Cascade 
Summit probe station at room temperature. 
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Figure captions 
Figure 1 | Schematic diagram and working principle of a ferroelectric semiconductor field-
effect transistor. Schematic diagram of (a) a ferroelectric field-effect transistor (Fe-FET) and 
(b) a ferroelectric semiconductor field-effect transistor (FeS-FET). In the novel FeS-FET, the 
conventional semiconductor channel is replaced by a ferroelectric semiconductor, while the gate 
insulator is still conventional dielectric. (c) Illustration of the transport mechanism of a FeS-FET. 
At a negative gate bias below the coercive voltage, negative polarization charges accumulate in 
the metal/semiconductor interface and positive charges accumulate in the 
insulator/semiconductor interface, leading to a negative threshold voltage shift. Similarly, a 
positive gate bias above the coercive voltage leads to a positive threshold voltage shift. 
Meanwhile, the polarization charges also have impact on the effective Schottky barrier 
width/height, which lead to different contact resistances. 
Figure 2 | Material properties of ferroelectric semiconductor α-In2Se3. (a) Crystal structure 
of ferroelectric semiconductor α-In2Se3. (b) Schematic diagram of the experimental α-In2Se3 
FeS-FET. The experimental α-In2Se3 FeS-FET consists heavily-doped silicon substrate as back-
gate electrode, 90 nm SiO2 as gate dielectric, 2D thin-film α-In2Se3 as the channel ferroelectric 
semiconductor, 30 nm Ti/50 nm Au as source/drain electrodes. (c) HAADF-STEM image and 
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the corresponding SAED of thin α-In2Se3 film. (d) EDS spectrum of thin α-In2Se3 film. The 
measured atomic percent (at %) of In and Se is 37 and 63, respectively. (e) Photoluminescence 
spectrum and (f) Raman spectrum of bulk α-In2Se3, showing a bandgap of ~1.39 eV without 
considering 2D exciton binding energy. Raman and photoluminescence spectrums are measured 
at room temperature and confirm the semiconductor properties of the α-In2Se3. 
Figure 3 | PFM measurement on α-In2Se3 thin film. (a) PFM amplitude, (b) PFM phase and 
(c) PFM background images of a 78.7 nm thick α-In2Se3 flake on a heavily doped silicon 
substrate. (f) PFM phase versus voltage hysteresis loop of a 23.2 nm thick α-In2Se3 flake on a 
Ni/SiO2/Si substrate, showing clear ferroelectric polarization switching under external electric 
field. (g) PFM amplitude versus voltage hysteresis loop of the same device as in (f). 
Figure 4 | Switching characteristics of α-In2Se3 FeS-FETs. (a) Schematic diagram of the 
experimental α-In2Se3 FeS-FET with ALD passivation and a false-color top-view SEM image of 
a fabricated α-In2Se3 FeS-FET. (b) ID-VGS characteristics at room temperature of a representative 
α-In2Se3 FeS-FET without ALD Al2O3 passivation. The device has a channel length of 1 μm and 
channel thickness of 62.2 nm.  (c) ID-VGS, (d) ID-VDS and (e) gm-VGS characteristics at room 
temperature of a representative α-In2Se3 FeS-FET with ALD Al2O3 passivation. The device has a 
channel length of 1 μm and channel thickness of 52.2 nm. The device exhibits a large memory 
window, maximum drain current of 671 μA/μm, on/off ratio > 108, high electron mobility with 
μFE=312 cm2/V∙s measured in forward sweep and μFE=488 cm2/V∙s measured in reverse sweep. 
(f) Comparison of remnant drain current (at VGS=0 V and VDS=1 V in forward sweep) versus 
channel thickness of α-In2Se3 FeS-FETs with and without ALD Al2O3 passivation. Significant 
on-current improvement is achieved by ALD Al2O3 passivation. 
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1. Piezoelectric coefficient of α-In2Se3 
 
To extract the piezoelectric coefficient, different AC voltages are applied on the sample 
from the conductive AFM tip which shows a linear relationship between the mechanical 
deformation (PFM amplitude) and the electric field, as shown in Fig. S1. The piezoelectric 
coefficient (d33) of the α-In2Se3 flake is 32 pm/V. It should be noticed that the d33 obtained here is 
effective piezoelectric coefficient (d33,eff), which is affected by other tensor elements from the 
sample and tip-sample electrostatic interaction. 
  
 
Figure S1. Effective piezoelectric coefficient of a 78.7 nm thick α-In2Se3 flake, measured by PFM. 
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2. Voltage and time dependence of α-In2Se3 FeS-FET 
 
 
Figure S2. (a) ID-VGS characteristics of an α-In2Se3 FeS-FET without ALD passivation, measured at VDS=0.05 V and 
different VGS sweep ranges. (b) ID-VGS characteristics of the same α-In2Se3 FeS-FET, measured at VDS=0.05 V and 
different sweep times. (c) Remnant ID measured at different VGS sweep ranges on the same device. (d) Coercive VGS 
(VGS at ID= 10 nA/μm) measured at different VGS sweep ranges on the same device. (e) Remnant ID measured at 
different VGS sweep times on the same device. (f) Coercive VGS (VGS at ID= 10 nA/μm) measured at different VGS 
sweep times on the same device. 
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Fig. S2 investigate the impact of gate voltage sweep range and sweep time on the 
performance of α-In2Se3 FeS-FETs and are measured on a α-In2Se3 FeS-FET with Lch=1 μm and 
Tch=78 nm. Fig. S2(a) and Fig. S2(b) show the ID-VGS characteristics measured at different VGS 
sweep ranges and different sweep time (sweep time controlled by the number of VGS step, the 
fastest measurement time of the whole loop is about 1 s). Fig. S2(c) and Fig. S2(d) plot the remnant 
ID and coercive VGS versus gate voltage sweep range. The gate voltage sweep range dependence 
suggests more polarization charge is generated by higher gate voltage. Fig. S2(e) and Fig. S2(f) 
show the remnant ID and coercive VGS versus sweep time. The ID-VGS curve has a weak sweep 
speed dependence, indicating the charge trapping plays a minor role in device characteristics. 
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3. A proposal of a deep steep-slope and hysteresis-free all ferroelectric Fe2-FET 
 
As another step further by using the counterclockwise hysteresis of a Fe-FET and 
clockwise hysteresis of a FeS-FET, we propose to integrate a ferroelectric insulator on a 
ferroelectric semiconductor channel, as shown in Fig. S3 as a Fe2-FET, to eliminate the hysteresis 
loops in both Fe-FET and FeS-FET and achieve a new type of deep steep-slope and hysteresis-free 
transistor. The key point is to match the two ferroelectric polarization charge so that the net 
ferroelectric polarization charge on the FE-insulator/FE-semiconductor interface is close to zero, 
so that hysteresis-free operation can be achieved.   
 
 
 
Figure S3. Illustration of a deep steep-slope and hysteresis-free ferroelectric insulator and ferroelectric semiconductor 
all ferroelectric field-effect transistors (Fe2-FET). 
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